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The emerging applications of wireless communications call for an effective 
low-cost approach to the microwave and RF packaging so as to meet the demand of the 
commercial market place. To ensure a good package design, development of the 
characterization techniques for surface mounted packages is thus necessary so as to 
predict their parasitic behavior at Microwave and RF frequencies. There is very little 
report on characterizing the multi-conductor leads, most especially, the coupling effect 
between near and neighboring pins of the microwave and RF packages. 
This thesis investigates a unique systematic approach for on-wafer 
characterization and measurement of the inter-couplings of Leads of the low cost 
plastic packages, using the HP 8510 C, Vector Network Analyzer in conjunction with 
the air-coplanar wafer probes. For the first time, a whole series of novel coplanar 
package adapters for multi-conductors characterization has been developed. A set of 
electrical standards, based on TRL calibration scheme, has been designed for the 
calibration of the VNA by using Zealand Software, IE3D.  Following the calibration 
standards, a special pattern is designed on the Taconic substrate to mount the package 
under test. This unique pattern consists of two parts, namely interconnects which make 
proper transition between the different pitches of the probe tips and the package pins 
under test and the patch on which the other part of the package is mounted. The first 
step of calibration only eliminates the imperfections where the probes touch 
interconnects. In order to obtain only the scattering parameters of the package, the 
scattering parameters of the pattern including interconnects are de-embedded out. The 
response of interconnect structures are measured and collected. Then, the package is 
attached to the patterned substrate using epoxy soldering cream. The Leads under test 
 as well as neighboring Leads are wire bonded to the die pad of the package, which 
provides common grounding. Verification of the consistency of the standards is made 
by measuring a line standard and there is good agreement between measured and 
simulation results. Then, the test piece is measured and characterized, and the response 
of the package is de-embedded. 
Lump element as well as transmission line modeling of the package has been 
conducted using the MDS optimizer, until the response of the measured data is good in 
agreement with the response of predicted equivalent circuit. Utilizing the TSSOP, thin 
small shrink outline package, as the test piece, a new approach of multiconductor 
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This thesis gives some general information about the usefulness of the 
characterization techniques using TRL Calibration procedures to characterize the 
surface-mountable plastic packages. This method is demonstrated by characterizing the 
TSSOP 16 pins lead counts plastic package. After a brief review, the detail process of 
the characterizing and modeling techniques performing on the TSSOP package, will be 
presented and discussed.  
 
1.1 General Review  
 1.1.1 Introduction to Package Characterization 
The application of wireless communications requires effective low-cost 
approaches to Microwave and RF packaging. One of the cost-effective solutions, to 
produce smaller, more efficient, less expensive electronic components for high 
frequency applications, is to use the surface-mountable plastic packages. Those 
packages contain inevitable parasitic elements at high frequency.  
In microwave applications, the electromagnetic effects cannot be neglected and 
the performance limiting factors such as the resistive loss, losses in interconnects as  
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well as the coupling between the transmission lines  must be taken into account. As a 
result, the calibration techniques using coplanar-waveguide-to-package adapter in 
conjunction with TRL calibration method is used to de-embed the response of the 
adapters from the measured s-parameters. So that the equivalent circuit which can be 
incorporated in a circuit simulator, can be extracted. 
Surface-mounted plastic packages come in various types, sizes and grounding 
schemes. In this project, the electrical properties of thin shrink small outline package, 
TSSOP 16 pins package used as housing for MMIC circuits will be investigated. First 
of all, the process of the designing the special interconnects and electrical standards 
based on the physical constraints of the package dimensions as well as the dimension 
of the air-coplanar probes are discussed. 
 
 1.1.2 Structure and Features of TSOP 16 pins count Package 
The TSSOP packages offer smaller body sizes and smaller lead pitches with 
package thickness of 0.9 mm over standard packages [see Figure 1.1(a)]. Body sizes 
are 3.0mm, 4.4 mm and 6.1 mm in general. Lead counts vary from 8 to 56. Standard 
lead pitch is 0.65 mm. In this project, the TSSOP 16 pins count package of the body 
size of 4.4 mm and pitch of 0.65 mm is used in the experiments [see Figure 
1.1(b),(c),(d)]. The comparison of the dimensions of the package from the physical 
measurements and from the data sheet is shown in the Table 1.1. 
The packages were made from plastic housings with lead-frame technology and 
gull-wing pins. The heat slug extends from the die pad inside the package to the 
mounting substrate to provide a ground plane as well as a thermal path to the substrate. 
 







Figure 1.1 (a)  Typical TSSOP 16 pins Package Geometry :  physical model 
 
 
Figure 1.1 (b) Typical TSSOP 16 pins Package Geometry: Perspective View 
Continued on next page. 
 
 


















Dimensions are in mm Physical Measurements From Data Sheet 
Body Length (Lp) 4.82 5 
Package Height 1.1 0.9 
Body Size (Wp1) 4.593 4.4 
Package Size (Wp3) 6.562 6.4 
Width of the Pin 0.2743 0.3 
Pitch of the Pin 0.6262 0.65 
L1 (see Fig 1.1 a) 0.53 0.5 
Height of the Pin ( L2) 0.25 0.3 
L3 (see Fig 1.1 a) 0.621 0.6 
 
Table(1.1) Comparison of the dimensions of the package from the physical    















1.1.3 Structure and Dimensions of Air Coplanar Wafer Probes 
 
 
Figure (1.2) Air-coplanar Wafer Probe (a) Wafer Probe Structure (b) Probe Viewing 
(c) Properly Planarized Probe  
 A broad range of tip configurations are available. They include the high 
performance Ground-Signal-Ground (G-S-G) configuration, the Ground-Signal (G-S) 
and Signal-Ground (S-G) configurations, and the dual tip configuration of G-S-G-S-G. 
There are varieties of center-to-center contact spacing or the probe pitch and the 
standard of the pitch varies from 100µ  to 250µ . In this project, the GSG probe of 
250µ  configuration is used, so as to compromise the differences in dimensions of the 
pitch of the package leads and the probe. The typical GSG air-coplanar probe and its 








1.1.4 Objectives and Methodologies 
 Increased end-application densities and shrinking product sizes demand more 
from IC packages. Plastic Packages give designers the needed margin for designing 
and producing high performance products such as telecom, disk drives, pagers, 
wireless, CATV/RF modules, radio, aerospace, automotive, industrial and other 
applications including Bluetooth. 
 Although these packages are designed to meet the critical requirements in 
microwave and RF applications, they have inevitable parasitic at high frequency. The 
main objective of this project is to introduce a unique method to predict these parasitic 
behaviors of these packages at microwave frequency to improve the package design. 
This method is developed based on the TRL (Thru-Reflect-Line) calibration method.  
 The steps used are as follows: 
(a) Design the proper interconnects for TRL Calibration 
(b) Measure the Package 
(c) Extract the parasitic from measured data 
(d) Extract the electrical model of the package using CAD Tools and Numerical 
Equations, 
 
Figure (1.3) shows a flowchart for the methodology used in this project. 
Because of the size constraints, proper procedure for mounting the interconnects in 
order to make proper transitions between the wafer-probes and the package leads are 
designed. 






















Figure (1.3) Methodology used in this project. 
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1.2   Contents of This Thesis 
 This Thesis, which is organized in five chapters, gives a new idea and unique 
way to characterize and predict the parasitic behavior of plastic packages using TRL 
calibration method. 
  The first chapter gives the general information of package characterization, 
the adapted general structure of the TSSOP package, as well as the structure and 
properties of the air-coplanar probes (wafer probes) used as one of the measurement 
tools.  
The theoretical background of the two most common transmission line which 
are used in design considerations for the calibration standards and the implementation 
of TRL single line as well as TRL for multi-conductor transmission lines are presented 
in Chapter 2. Chapter 3 explains the measurement procedures and characterization of 
the package Leads in details using the Vector Network Analyzer and air-coplanar 
probes. This chapter emphasizes on the single lead measurement as well as multi-lead 
measurements and extractions of the S-parameters. Chapter 4 gives the lump element 
modeling from the collected S-parameters of the leads. This Chapter gives an in-depth 
of the single lead modeling as well as the multi-lead modeling technique. 









1.3 Some Original Contributions 
The objective of this thesis is to introduce a whole new method to characterize 
and model the low-cost surface-mount plastic packages. In this project, TSSOP 
packages are used as test components to experiment the method. For the first step, the 
interconnects enabling the proper transitions between the package Leads and wafer-
probes are designed and fabricated using photolithography technique. On-wafer 
measurements of the packages using the HP 8510 C, Vector Network Analyzer in 
conjunction with air-coplanar probes are performed and the electrical model of the 
package is extracted. 
The development of novel characterization technique for surface mounted 
packages has been introduced so as to predict the parasitic behavior of packages and 
RF frequencies. As for the first step of this thesis, a single lead characterization of 
TSSOP 16 leads package has been carried out. The characterization of multi-conductor 
leads, most especially, the coupling effects between near and neighboring pins of the 
microwave and RF packages is next carried out.  
In this research, a systematic approach of on-wafer characterization of a 
TSSOP package has been developed. For the first time a whole series of novel 
coplanar package adapter for single lead characterization and multi-conductors 
characterization has been designed. Utilizing the designed interconnects, transmission 
line modeling as well as lump element modeling of the TSSOP packages have been 
performed. 
 






As a result of this research, the following paper has been published. 
(a) M. S. Leong, B. L. Ooi and M. M. Soe, “A systematic on-wafer 
characterization technique for surface- mounted microwave and RF packages”, 
presented at The PACIFIC RIM/ International, Intersociety, Electronic 
Packaging,   Technical /Business Conference & Exhibition, July 8-
13,2001.Hyatt Regency Kauai. Kauai, Hawaii, USA 







Design Considerations and Implementation of the Method  
In this chapter, the theoretical background of the two most common 
transmission line structures for design considerations for the calibration standards and 
the implementation of TRL single line as well as TRL for multi-conductor transmission 
lines are presented.  
 
2.1 Theoretical Background 
The Microwave frequency refers to frequency range from 300 MHz to 300 GHz 
range which in turns in electrical wavelength from 1 m to 1 mm. Microwave circuits are 
distributed circuits in which the dimensions of the circuit component is at least some 
fraction of the wavelength of the operating frequency. So that the circuits must be 



















2.1.1 Transmission Line Theory 
In many ways, transmission line theory plays a big role to fill up the 
requirements between field analysis and basic circuit theory. So that, it is very important 
in microwave network analysis. As shown in Figure (2.1), a transmission line is often 
represented in two wire lines as for schematically for transmission lines always have at 
least two conductors. Transmission line in Figure 2.1(a) can be modeled as lumped 
element circuit as shown in Figure2.1 (b). And the R, L, C and G are per unit length and 
represent as series resistance per unit length in ohms, series inductance per unit length 
in hennery, shunt capacitance per unit length in Farrad and shunt conductance per unit 
length in mho, respectively. 
Generally, L defines as the self-inductance of the transmission lines and C 
represents the close proximity of the two conductors. Both R and G represent losses, the 
resistance due to finite conductivity of the conductors and the dielectric loss in the 
material between two conductors, respectively. A finite length transmission line can be 



















Figure (2.1) Representation and Equivalent Circuit of a basic transmission line 
 




tzizLtzziRtzv ,    (2.1) 
 




























∂ ),(),(),( ,      (2.4) 
So that the time-domain form of the transmission lines can be obtained. For the 
sinusoidal steady-state condition, with cosine based phasors, (2.3) and (2.4) can be 
simplified to (2.5) and (2.6) respectively.  
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where ))(( CjGLjRj ωωβαγ ++=+=   ,    (2.9) 
which is the complex propagation constant in function of frequency.  
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where the ze γ− refers to the wave propagation in +z direction, and zeγ  refers to the wave 





−−+ −+= ,             (2.12) 







+=+= ,                 (2.13) 































−=)( ,                 (2.14) 





αα φβωφβω )()(),( −−−++ +−++−= ,            (2.15) 
where ±φ is the phase angle of the complex voltage ±oV . 
The transmission line parameters can also be derived in terms of the electric and 
magnetic fields of the transmission line. Let us assume that one unit length of a uniform  
transmission line as shown in Figure (2.2) with fields E and H is under consideration, 










Figure (2.2)  Fields Lines on arbitrary TEM Line 
 
Let the voltage and current of the line be  zjoeV
β±    and zjoeI
β± . The magnetic stored 
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The time average stored electric energy for this line is 
2
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1= , surface resistance of the conductors and C1+C2 represent the 
integration paths over the conductor boundaries.  







GdsEEP =⋅′′= ∗∫εω   where ε ′′ is the imaginary part of the complex dielectric 
constant )tan1()( δεεεε jj −′=′′−′=  






















2.1.2 Coplanar Transmission Lines 
 
 
Figure (2.3) Coplanar Line on a finite thickness dielectric substrate 
 
The coplanar lines are transmission lines those all the conductors lie on the top 
surface of the dielectric substrate. Coplanar lines are used in such a way to mount 
lumped active or passive components which are in coplanar nature. Moreover, coplanar 
lines are commonly used in MMIC circuits. The performance of coplanar line is 
comparable to microstrip lines with guided wavelength, dispersion and losses. Coplanar 
line has some disadvantages such as parasitic modes, lower power-handling capability, 










A typical coplanar wave guide with finite ground plane is shown in Figure(2.4). 
It consists of a signal conductor of width a placed on the top of the substrate. Ground  
planes are situated on each side of the signal conductor separated from that signal line 
by the distance s.  
Since the air-coplanar probes to measure the package lead are in G-S-G 
coplanar structure, we choose the coplanar structure as the basic configuration in 
designing the calibration standards as well as the pattern on the substrate to mount the 
package on. In this work, this basic structure of coplanar waveguide is mainly used in 
designing standards for single line TRL calibration method. 
2.1.3 Coplanar Strips 
 
Figure (2.4) Coplanar Strips          
 
 






The configuration of double-strip coplanar waveguide with infinitely wide 
ground conductors is shown in the figure (2.4). It is composed of a signal line with 
width w and it is separated by the distance s from the ground plane. As seen in the 
figure, all the conductors are placed on the top side of the substrate. 
 
2.1.4 Coplanar Strips with lateral ground planes 
 
 
Figure (2.5) Coplanar Strips with lateral ground planes  
 The configuration of CPS with lateral ground planes is shown in figure (2.5). 
This structure reduces line to line coupling. In this thesis, this structure is used in 
designing of the interconnects for the measurement of coupling of the adjacent pins of 
the package. 
 






2.1.5 Microstrip Transmission Lines 
 
 
           Figure (2.6) Microstrip Line on a finite thickness dielectric substrate  
 
Microstrip line is a common planar transmission line. The signal conductor lies 
on the top surface of the dielectric substrate and is backed by a conductor, ground plane 
on the bottom surface of the substrate. Microstrip lines are used in MICs for lumped 
active or passive components can be mounted in the circuits. Moreover, microstrip lines 
are commonly used in MMIC circuits. Due to dielectric-air interface, the mode of 
propagation in a microstrip is a non-TEM hybrid mode. A typical microstrip line is 
shown in Figure(2.6). It consists of a signal conductor of width w placed on the top of 
the substrate. Ground plane is situated on the back of the dielectric substrate. 
In this thesis, the package leads are represented with lump elements as well as 
microstrip transmission lines for transmission line representation can capture parasitic 
of the package at high frequency more accurately.  






2.2 Implementation of TRL  
 
For on-wafer scattering parameter measurement, the results are referenced to the 
fundamental on-wafer impedance standards used in VNA calibration. Standards are 
designed according to the characteristics of the VNA and the wafer probes, so that the 
operations of the probes and VNA can be properly assessed. 
2.2.1 TRL Calibrations 
 
 The calibration of the network analyzer using the Thru-Reflect-Line (TRL) 
technique is considered by the application of the signal flow graphs. The general 
configuration to measure the S-parameters of a two-port device at the indicated 
reference planes is shown in the Figure (2.7) .In the Figure (2.7), the effects of losses, 
and phase delays caused by the connectors, cables, and transitions which are used to 
connect the DUT to the analyzer are lumped in a two-port error box placed at each port 
between the actual reference plane and the desired reference plane for the two-port 
DUT. The calibration procedure is used to characterize the error boxes before 
measurement of the DUT. Thus the error-corrected S-parameters of the DUT can be 




















Figure(2.7) Block diagram of the two-port  device network analyzer measurement 
 
 Calibrating the VNA with the application of the TRL scheme uses three basic 
connections to allow the error boxes to be characterized completely. These connections 
are Thru, Reflect and Line connections. Their connection block diagrams and the signal 

















 Figure(2.8.a) Block Diagram for the Thru Connections 
 




Figure(2.9.a)Block Diagram for Reflect connection 
 




























 The Thru connection is made by directly connecting port 1 and port 2 at the 
desired reference planes. The Reflect connection is made by terminating with a large 
reflection coefficient, lΓ , such as nominal open or short. The exact value of lΓ  for it 
would be determined by the calibration procedure. The line connection is made by 
connecting the port 1 and port 2 together by  a length of matched transmission line. It is 
not necessary to know the length of the line and it is not required that the line is lossless. 
These parameters would be determined by the calibration. 
 The equation to find the S-parameters for the error-boxes in the TRL calibration 
procedure could be derived by using signal flow graphs. For simplicity, set the same 
characteristic impedance for port 1 and port 2, and the error boxes are reciprocal and 
identical for both ports. The error boxes are characterized by S-matrix [S] as well as 
ABCD matrix. 
 Considering error boxes, 2112 SS = for both of the boxes. Since they are also 
symmetrically connected, there are inverse relation between the ABCD matrices of the 
error boxes for port 1 and port 2. The measured S-parameters for the Thru, Reflect, and 















From the Thru connections as shown in the Figure (2.8.a) and Figure (2.8.b), 
the signal flow graph could be reduced to obtain the measured S-parameters at the 



























T −=== .     (2.22) 
 
By symmetry, 1122 TT = , and by reciprocity, 1221 TT = . 
 
 According to the Reflect connection shown in Figure (2.8.a) and its signal flow 
graph, the two measurement ports are effectively decoupled and 02112 == RR  . The 
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From the Line connections as shown in the Figure (2.9.a) and Figure (2.9.b), 
the signal flow graph could be reduced to obtain the measured S-parameters at the 
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By symmetry , 11LLss = , and 1221 LL = . 
 
By solving the above equations, the solution equations for 22S  and 
rle −  could be 
reduced as follows: 
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1211221111 ,,, SandSSLT  could be deduced from the equation above as well as lΓ  and 
they are given as follows: 
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From equation (2.27) and (2.30)-(2.33), the S-parameters for the error boxes as 
well as unknown reflection coefficient lΓ  and the propagation factor, le γ− could be 




The measured S-parameter of DUT at the measurement reference planes as 
shown in the Figure (2.6) is collected. After using the TRL technique, this gives the S-
parameters at the reference planes of the DUT. Since the two port networks are 
cascaded, all the S-parameter matrices are converted to ABCD parameter and ABCD 
parameter of the DUT is determined. In the following representation, ABCD 
parameters represent the parameters of the error boxes, DCBA ′′′′  represent the  






parameters of the DUT and mmmm DCBA represent the parameters of the measured 
parameters. The equation of the measured overall S-parameters is shown in equation 
(2.34). Thus, using all the parameters obtained from equation (2.28)-(2.33), and 
converted them to ABCD parameters, the ABCD matrix of the DUT is de-embedded 
from the overall measured parameters, equation (2.35).    
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2.2.3 Design of Electrical Standards for measurement of the pins of 
the opposite sides of the package 
 
 
The measurement method used in this project is based on conventional TRL 
calibration method. TRL calibration method is a simple method for the calibration of 
devices for which matched loads are not available. Basically, this method requires three 
electrical standards such as a through connection, a high reflectivity termination and a 
uniform line which has the optimum electrical length of 90 degrees or an odd-multiple 
of a quarter-wavelength. Electrical Lengths near 0 degree or multiple of 90 degrees 
must be avoided or the solutions of the closed-forms could not be truly evaluated. A 
phase difference between 18 degrees and 162 degrees has been approved, however 30 
degrees and 150 degrees phase difference are recommended. A through standard could 
be designed with a spacer value between 0 and 4
λ . 
The calibration kit is designed based on the TRL calibration technique [11,12], 
which consists of three transmission lines and a pair of two short circuits as reflects 
using CAD tool, IE3D. The TRL calibration standard and the interconnects for the 
calibration of the VNA for the measurement and characterization of the opposite side of 
the individual package lead [See Figure (2.11) & (2.12)]. Following the calibration 

















Figure (2.11) The layout of Coplanar waveguide to package adapter (CPA) calibration 
standards for enabling the measurement of the package pins without accounting for the 















Figure (2.12) The patterned designed for package pin measurement without taking 
account into the inter-couplings between adjacent pins with CPA  
 
The format of the CPA traces is ground-signal-ground, which is compatible with 
the configuration of the air coplanar probes. The CPAs are designed as taper structure 
so that the proper transition between the air coplanar probes used for IC measurements, 
which has the pitch dimension of 250 micron and the package pins which have the 
width of 10 mils, can be provided. The length of the tapered section is 12 mils in order 
to maintain the 50 ohm CPW structure. The slot width is uniform along the transition 
with 5 mils. The smaller width of the taper section is 5 mil in order to make proper 
transition with the probe width and the width of ground planes is 20 mils. The tapered 
section which is designed for compatibility with the probe dimension is extended 1.5 
mils further, so that the probe will be able to sit and meet the 50 ohm CPW transmission 
lines. The larger dimension of the tapered section is 15 mils and the length is also 
extended to 34 mils enabling 12 mils package pin to sit properly. 
   
 





Alumina substrate with the thickness of 25 mils and the dielectric constant of 
9.96 is used to implement the standards. The conductivity of gold is 4.23 710×  mµ/Ω .  
  THRU standard is specified to have an Offset Delay of 0 picosecond and operate 
over 1 GHz to 30 GHz, frequency range. A zero-length THRU can be used over any 
frequency span that the transmission medium can support. Since the Offset Delay of a 
zero-length thru is accurately known, it is typically used to set the reference plane. 
Reflect standard is a nominal zero-length short circuit. It is designed to have the Offset 
Delay of 0 picoseconds, and operate over 1 GHz to 30 GHz frequency range and only 
approximate phase information is required. 
Since the transmission media exhibits linear phase, the following expression can 
be used to select a LINE with quarter wavelength line at the center frequency. 
Start frequency = 1 GHz 
Stop frequency = 30 GHz 
 
Electrical Length (cm ) = ( LINE – THRU )     (2.36) 
     = 15/[ f1 (GHz ) + f2( GHz )] 
     = 0.4838 cm 












To determine whether the LINE meets the conditions of acceptable insertion 
phase, the following expression can be used: 
 Phase ( degree ) = (360 * f* l) / c                (2.37)  
where c = 3 1010×  cm/s 
phase at 1 GHz    = 6 degrees 
  30 GHz  = 175 degrees 
It is obvious that 0.4838 cm line does not meet the recommended insertion phase 
requirements between 20 and 160 degrees with respect to the THRU. In order to cover 
greater than 8:1 frequency span, multiple lines must be used. Since, the frequency span 
is less than 64:1, then two THRU/LINE pairs will be sufficient. 
The desired frequency span must be divided, allowing a quarter wavelength 
LINE to be used over the lower portion of the frequency span and a second to be used  
for the upper band. The optimal break frequency is the geometric mean frequency of the 
start and stop frequency. 
The break frequency = square root of (f1 * f2)               (2.38) 
           = 5.477 GHz 
Using equation (2.38) LINE standard 1 for low frequency regime (from 1 to 5.5 GHz )  
and LINE standard 2 for high frequency regime ( from 5.4 to 30 GHz) are designed and 
the lengths are  2.32 cm and 0.4228 cm respectively. When defining the standards,the 
minimum frequency for high frequency regime is set to 5.4 GHz and the maximum 
frequency for low frequency regime, so that the overlapping at the boundary frequency 
of 5.477 GHz can be obtained.  
 
 





The approximate Offset Delay can be computed as follows: 
Offset Delay = Electrical Length (cm)/ c (cm/s)             (2.39) 
 Calculated Offset Delays of the 2.32 cm line standard and 0.4228 cm line 
standard are 77.33 and 14.1 picoseconds respectively. Lines standards are fabricated 
and measured to verify whether the phase meets the recommended requirements. After  
class assignments and standards as shown in Table (2.1) and Table (2.2) and these 
values are entered into HP 8510 C registers. (Appendix A )  
         
Standards  Offsets Frequency ( Hz ) Standard Label 
No. Types Delay( Ps) Zo (Ω ) min max  
14 delay 0    Thru 
15 delay 77.33 50 1 5.5 Line 1 
16 delay 14.1 50 5.4 30 Line 2 
18 short 0  1 30 Short 
 
Table (2.1)CAL KIT Standard Definition  for measurement of single lead  
 
Standard Class Assignment A B Standard Class Label 
TRL THRU 14  THRU 
TRL REFLECT 18  SHORT 
TRL LINE 15 16 LINES 
 
Table (2.2) Standard Class Assignments  
 





The TRL calibration is performed on the CPA standards using the VNA, HP 
8510 C. The IE3D digital simulation results of the s-parameter of the standards are 










               
 
Figure 2.13(a)  Magnitude of S11 of Short Standard 
 
 
Since the Magnitude of S11 of Short Standard is approximately zero, the 



































     
 


































From the Fig 2.13 (b) and Fig 2.13 (c) the magnitudes of  S21 of both Line and Thu 
standards are very much closed to zeros which means that there is no excitation of 
power in the process and the standards designed are stable and so as for magnitude of 
S11 of both the above mentioned standards, Line and Thru.  
From above figures, it should be confirmed that the standards designed are stable to 























                                                                                                                                                 
 
Figure (2.14) Magnitude of s11 of  measured thru  line not including in the standards to 
verifying the consistency of the standards 
 
From figure (2.14), we could be able to confirm that the response of Through Standard 
is nearly -50 dB which is a reasonable for probing. Since all the results of the standards 















2.2.4 Design of Electrical Standards for measurement of the near, 
neighboring pins  
 
The method used for the measurement of the near, neighboring pins of the 
package is implemented based on the conventional TRL calibration method. Because of 
the constraints of the configurations of the package as well as the measurement 
apparatus, the calibration kit for the multi-conductor transmission line is different from 
single line TRL standards. 
In the designing of the calibration components of multi-conductor transmission 
lines, Taconic substrate with 1.10=rε , and the thickness of 62 mils is used. Detail 
dimensions and structures are shown in Figure (2.14). The calibration kit is designed so 
as to be compatible with the G-S-G air-coplanar probes and package pins. The 
frequency range of the calibration and the measurement is 1 GHz to 6 GHz. The 
calibration set consists of a zero-length Thru, a quarter wave line as a Delay, and a short 
















w1= width of the smaller part of theCPA  s1= witdh of the smaller slot 
w2=width of the wider part of the CPA  s2= width of the wider slot 
 
Figure (2.15) Layout of Coplanar waveguide to package adapter (CPA), interconnects 
enabling the measurement of the near and neighboring pins of the package. (i) CPA for 
the measurement of the pins of opposite ends; (ii) CPA for the measurement of the 




















Figure (2.16) Layout of basic TRL calibration standards for the measurement of the   
multi-conductor line measurement. 
 
The parameters of the calibration sets are determined and tested according to the 
equation (2.37) and (2.38), over the frequency range of start frequency 1 GHz to the 
stop frequency 6 GHz. 
Electrical Length (cm)= l=2.143 cm; 
Phase at 1 GHz= 25.71 Degree 
Phase at 6 GHz=154.29 Degree 
It is obvious that 2.143 cm line does meet the recommended insertion phase 
requirements between 20 and 160 degrees with respect to the THRU and it cover greater 
than 8:1 frequency span, so only single Line/Thru is used.  
The format of the CPA traces is ground-signal-ground, which is compatible with 
the configuration of the air coplanar probes. The CPAs are designed as tapered structure 
[See Figure (2.15)] so that the proper transition between the air coplanar probes used for 
IC measurements. CPA are designed to be compatible with the probes which has the 
pitch dimension of 250 micron and the package pins which have the width of 11 mils, 





and the distance between the adjacent pins is 13 mil.  The length of the taper section is 
20 mils in order to maintain the 50 ohm CPW structure at the transition at the probe tip.  
The slot width is also designed as the tapered with connecting 2.5 mils and 5 
mils. The smaller width of the taper section is 4.5mil in order to make proper transition 
with the probe width and the pitch of µ250  (1 mil) probe. The taper section which is 
designed for compatibility with the probe dimension is extended 1.5 mils further, so that 
the probe will be enable to probe down and sit. The larger dimension of the taper 
section is 14 mils and the length is also extended to quarter wavelength enabling 12 mils 





Figure (2.16) Patterns designed for package pin measurement of the set including both 
single lead and multi Lead.  
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Chapter Three  
 
Measurement and Characterization 
 
 Having determined the structure dimensions, the material properties and the 
CPAs, the layouts for the calibration standards were drawn using AutoCAD. The 
positive, laser photo-plot masks were developed. Then, the calibration standards were 
developed and fabricated using the photolithography technique. (See Appendix B) 
 Each piece of the circuit was placed half the wavelength away from each other 
to avoid unnecessary coupling effects. Measurements were made with the 
Microtech Cascade Probe Station using air-coplanar probes in conjunction with the 
HP8510C Vector Network Analyzer (VNA).  A Perperpex fixture was specially 
designed to lift the substrate up from the base plane of the probe station in order to 
avoid the effect of large ground plane. This is because all the interconnects were 
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3.1   Measurement of Single Pin 
 
The following steps for the measurements had been performed for the single 
lead measurement. 
(a) Step     1:     Clean the surface of the circuit 
(b) Step  2:  Solder the package on the structure design to make proper  
measurements of the package     
(c) Step    3:    Wire bonded to the pin to be measure and the adjacent pins to the  
heat slug 
(d) Step     4:     TRL Calibration  
(e) Step     5:     Measure the wire bonded pins 
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Figure (3.1) Microscopic view of TSSOP Lead which is mounted on the designed 
                    CPA trace. 
 
Figure (3.1) shows the trace of epoxy which is sandwiched between package 
leads and the designed CPA.  The A-A Line is the CPA reference plane which is the 
reference plane where the Leads should be properly mounted on the designed CPA 
with minimum reflections. The B-B Line is the probes reference plane which makes 
the probing of air-coplanar probes appropriately. 
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3.2 Measurement of Near and Neighboring Pins 
The following steps for the measurements had been performed for the single 
lead measurement. 
(a) Step 1   : Clean the surface of the circuit 
(b) Step 2  : Solder the package to be measured with the conductive epoxy 
on the on the structure designed substrate to make proper measurements 
of the package 
(c) Step 3   : Wire are bonded to the adjacent pins of the pin to be measured 
to the heat slug 
(d) Step 4   :  Single line TRL Calibration 
(e) Step 5   :  Measure the interconnects ( couplers ) 
(f) Step 6   :  Measure the desired pins 
(g) Step 7   :  Measure the structure alone 
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To measure the electrical properties of the package Leads, the package is 
mounted onto the Taconic wafer substrate patterned with CPA. This is designed to 
provide the electrical transition between the different geometry structures of air-
coplanar probes and the package Lead to be measured. All possible measurement setup 
as well as the patterned designed and fabricated on the substrate are shown in Figure 
(3.3).  
                                                                                                 
Figure (3.3) Schematic representation of the measurement setup and data collections of 
all possible setups.                                                                                         




This method, which is based on the multi-conductor lines characterization 
scheme [see Figure (3.3)] in conjunction with TRL calibration technique, is applied in 
the investigation and measurement of the electrical properties of the multi-leads plastic 
package. The calibration procedures and all possible data acquisitions steps are shown 
in Figure (3.4).   
 
(a) Step  1 : Initial single line TRL calibrations. 
(b) Step  2 :  Data acquisition of Z1 which obtained from the scattering of the 
interconnects for the single line characterizations. 
(c) Step 3:  Data acquisition of  1Z ′   which obtained from the scattering of 
the interconnects for the multi-conductor line characterizations of non-adjacent 
pins. 
(d) Step 4 :  Data acquisition of  1Z ′′  which obtained from the scattering of 















The initial single line TRL calibration is performed so as to calibrate the VNA 
(HP 8510 C) in order to remove the imperfections of the probes and the network 
analyzer [Step 1 in Figure 3.4]. The first step of calibration only removes the 
imperfections in network analyzer and the probes. The scattering of the parameters for 
the pattern designed to mount the package is collected as the first step of data 
acquisition. [see Figure 3.5 to 3.7] 
Then, the test package is subsequently soldered onto the patterned substrate 
using soldering cream. Separate structure with different dimensions was used for each 
type of pin measurements. All other pins were wire bonded to the die pad of the 
package, which was connected to the heat slug enabling the common grounding to the 
test piece. The package under test is then measured using the VNA in conjunction with 












            
Figure (3.4) Schematic representation of the TRL calibration Set up and procedure. 
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In order to obtain the scattering parameters of the package only as shown in the 
Figure (3.8), the scattering parameters of the pattern including interconnects are de-
embedded out. All the inter-couplings of the near and neighboring pins of the package 
are collected. The detailed procedure for de-embedding of the package parameters only 
are shown in the Figure [3.5 to 3.7]. 
 
Figure (3.5) De-embedding procedure for single lead: (i) Collecting the S-parameter of 
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 As the first step, the VNA is calibrated to eliminate the error matrix [e]. The 
matrix can be obtained using equation (2.27) to (2.33) after the TRL calibration 
procedure has performed. Hence, VNA is ready to collect the desired parameters. 
 Then the scattering parameters of the interconnects are collected along the B-
B′  plane. After that, package is attached with the interconnects and the scattering 
parameters of the whole setup are collected, and the impedance matrix of overall [Zt], 
is obtained.  
The relationship between the various steps are as follows: 
[Z1 ]+ [Zc ] = [Z]     ,                                                      (3.1) 
[Z1 ]+ [Zc ]//[Zr ]= [Zt] ,  
[Z1]+([Yc]+[Yr])-1=[ Zt]                                                                (3.2) 
Thus,  
([Yc]+[Yr])-1=[ Zt]- [Z1], 
([Zc]-1+[Zr]-1)( [ Zt]- [Z1])=I, 
[I]- ([Zc]-1([ Zt]- [Z1]))=[Zr]-1( [ Zt]- [Z1]) 
[Zr] can be derived. 
 [Zr]= ( [ Zt]- [Z1])( [I]- ([Zc]-1([ Zt]- [Z1])))-1 .                 (3.3) 
From Figure (3.4) step 2, [Z1 ] was determined and [Zc ] can be simply obtained 
by subtracting the impedance matrix of the interconnects from the overall 
measured impedance . 
[Zc ]= [Z]- [Z1 ]    




The impedance matrix of package is easily extracted by using equations (3.2) 
and (3.4). From Figure 3.5 the following equations are obtained. 
Zr1 ]= [Zc]+ [Zr ]                   (3.5) 
 [Zt ]= [Z1]+ [Zc]           (3.6) 
[Zr]= ( [ Zt]- [Z1])( [I]- ([Zc]-1([ Zt]- [Z1])))-1 .    (3.7) 
The data acquired by measurements are extracted by the equations (3.7) by 
using Matlab. Then, scattering of the package is extracted using [Zr ] in the 
MDS , EM simulator and solver. The acquired data is used to determined the 

















                                  
Figure (3.6) De-embedding procedure for adjacent leads: (i) Collecting the S-
parameter of the structure only; (ii) Collecting of the S-parameter of the structure with 
the package 
Similarly, from figure 3.6, we get the equations as 
 ][ 1Z ′′  ]+ [Zc ] = [Z ′′ ]                                                              (3.8) 
 ][ 1Z ′′ + [Zc ]//[Zr ]= [ tZ ′′ ]                (3.9) 
Hence,  [Zr] =( [ Zt]- ][ 1Z ′′ )( [I]- ([Zc]-1([ Zt]- ][ 1Z ′′ )))-1 .            (3.10) 






Figure (3.7) De-embedding procedure for neighboring leads: (i) Collecting the S-
parameter of the structure only; (ii) Collecting of the S-parameter of the structure with 
the package          
   
Similarly, from Figure(3.7), the package impedance can be obtained. 



















































Figure (3.8)  Flowchart diagram of the procedures in obtaining the required scattering 
matrix of the package. 
Calibrate the VNA to correct the 
error matrix [e] 
The Scattering of interconnects which 
make proper seat for the package are 
collected. 
[Z1 ], [ 1Z ′ ], [ 1Z ′′ ], [Zc ] 
 
The Scattering of the package under 
test and interconnects are collected. 
[Z1 ]+ [Zc ],  [Z1 ]+{ [Zc ]// [Zr]} 
The required matrix of the package, 
[Zr]  is obtained. 











                                                                               
  
           
Figure (3.10) Measured inter-couplings of  Near and Neighboring Pins 
 
 




Figure (3.9) and (3.10) shows the plot of the inter-coupling of Leads at the single side 
with the reference Lead, Lead 1. Since, it is assumed that the package is symmetric, 
measurement is only done at the one side of the package, while considering inter-
couplings of the near and neighboring pins. From the Figures, one obviously noted that 
the intercoupling of the adjacent pins is the strongest, while that of the reference Lead 
and the Lead 8 is the lowest. As a result, they can be neglected. The data obtained from 
measurements are calculated and then imported to the MDS Simulator to extract the 






























Figure (3.12) Measured s11 of package pins 
 
 




Figure (3.11) and (3.12) represent the curves S11 of Leads with reference to the 
reference lead, Lead 1. The comparison of the graph in Figure (3.11) and (3.12) shows 
that the couplings between Lead 1 and Lead 2 to  Lead 1 and Lead 5 have strong effect 
on the S11 while the couplings of  Lead 1 and Lead 6 to Lead 1 and Lead 8 have less 
effect on the S11, while measuring the package. The data are collected and imported to 

















Figure (3.13) Comparison of Measured and Simulated Scattering of Interconnects   
 
 
Figure (3.14) Comparison of Measured and Simulated Scattering of Interconnects   
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According to Figure 3.13 and 3.14, the comparison of the Measured and 
Simulated Scattering of interconnects (S11) and (S12) respectively are more in 
agreement for the far-end leads such as Lead 1 and Lead 4 as well as Lead 1 and Lead 
8. While looking to the results of Lead 1 and Lead 2, which are the nearest neighbors, 
the measured results are some extent differed from the simulated. We can conclude 
that the coupling is stronger and more disturbing when the transmissions are nearer. 
Thus, considering the usage of pin in IC circuits, the choice of the usage of the pin is 
very important. The data acquired from the experiment are imported to MDS and the 
modeling of the Lead under test will be carried out in next chapter. 
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Chapter  4 
Modelling 
 
 From the collected data from the measurements discussed in Chapter 3, the 
electrical characterization was carried out by both the lump element modeling and 
transmission line modeling method. Using the acquired data, the electrical element 
circuit parameters were optimized using MDS (Microwave Design System). 
  
4.1 Lump Element Modeling 
 
A common approach to characterize the line is to model the characteristics 
using lumped circuit elements that represent small sections of the line. Each section is 
supposed to be electrically short at the highest frequency of interest. 
Firstly, for the lump element modeling, a model of single lead was derived. The 
basic elements that represented the transmission line were used to represent the 
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4.1.1 Lump Element Modeling Without Coupling 
 
         
 The lump element circuit topology is chosen depending on the basic 
transmission line representing theory realizing that the individual lead exhibits a 





Figure (4.1) General circuit topology for the wire-bond terminated single lead 
configuration 
 For this model, the analytical formula in equation (4.1) [36] for Lead 
Inductance is used to estimate the initial Lead inductance in optimizing where the Lead 
data could be referenced from Table (1.1). 
Lself =51 [ln( tw
l
+
2 )+0.5]  ,        (4.1) 
Where, l= Lead Length  
 w= Lead Width 
 t= Lead Thickness 
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This model topology for single lead was simplified by neglecting the effects of 
the mutual couplings between the non adjacent pins. The configuration and the 
structure of G-S-G probes approximated the transmission line feed, so the mutual 
inductance from the signal Lead to the grounded Lead at each side was assumed to be 
negligible. The first part of the set of resistor and inductor represented the portion of 
the L3 in Figure 1.1 (b) and first two capacitors represented the capacitance at the open 
end input part of the lead and the capacitance at the band portion of the lead 
respectively. The second set of the resistor and the inductor represents the portion of 
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The basic model was modified by adding resistors in series with the capacitor 





















4.12 Lump Element Modeling with Coupling 
 
 Lump element Modeling with coupling is generally refer to as the considering 
the effect of the near and neighboring pins of the package. This model topology for 
multi lead was chosen to simplify by counting the effects of the mutual couplings 
between inductance lead and capacitance between the non adjacent pins. The 
configuration and the structure of G-S-G probes approximated. 
So the mutual inductance from the signal pin to the grounded pins at each side 
was considered. Then the sets of mutual coupling between the Pin1-Pin2, Pin1-Pin3, 
Pin1-Pin4 are extracted using the Network Analyzer and optimized using MDS. And 
the resulted obtained are shown in the tables in this Chapter. 
  The individual results are shown and the important procedures of derivation of 
Flux and the accuracy determination process in fabricating interconnects, 
















Figure (4.3) General circuit topology for the open-ended termination of adjacent leads 














Figure (4.4) General circuit topology for the open-ended termination of four adjacent 
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Figure (4.3) & Figure (4.4) show the circuit topology for the open termination 
which is reflect termination of three and four consecutive Leads of the package under 
test, respectively.  The capacitance in the model is to account for the couplings 
between adjacent pins, the couplings between next adjacent pins which are the 
couplings between Pin 1 and Pin 3 as well as couplings between Pin 1 and Pin 4.  
The considered topology is modified of basic structure in general determination 
of a transmission line. And the circuit is modified in figures shown in Table 4.2. 
 
The length of Lead is represented by a resistor and an inductor as lump 
elements. The ground capacitance at each node is also accounted for. This model is 
used in determination of the lumped element values of multi-conductor leads in MDS 






Table(4.1) The extracted electrical parameters of the lumped element modeling 







L- pin (nH ) Inter-coupling ( pF ) C-g ( pF ) 
0.9 0.6    0.089 
 
 

























Cpi=inter-coupling between non adjacent pins( pin 1 and pin 3) 
Cp= inter-coupling between  adjacent pins 
 
Table (4.2) lump element values of the package parasitic and bond wire  
 
 
The Lump element values of the Leads are collected in Table (4.1) and (4.2) in 
the reference of figure 4.1 and 4.2. C1 in Table (4.1) is the capacitance between the 
ground and the Lead. C_g  is the bond wire capacitance and Cp and Cpi are 













R1      















Pin1 0.069 0.9 0.91 1.7 1E-11 0.060 0.100 0.79 0.026 
Pin2 0.030 0.88 0.84 1.9 1E-11 0.061 0.210 0.76 0.011 
Pin3 0.089 0.89 0.9 1.8 1E-11 0.050 0.128 0.72 0.011 
Pin4 0.053 0.83 0.56 1.1  0.057 0.060 0.73 0.022 
Pin13 0.066 0.80 1.0 1.63 1E-11 0.063 0.070 0.69 0.014 
Pin14 0.067 0.912 0.9 1.9 1E-11 0.06 0.066 0.72 0.012 
Pin15 0.04 0.95 0.75 1.5 1E-11 0.05 0.050 0.72 0.012 
Pin16 0.08 0.9 0.6 2.0  0.05 0.061 0.8 0.010 
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rε  = 9.6 , Characteristic Impedance= 489.5 Ω  ; 
Mutual Coupling between adjacent lines=0.12 pF. 
 
Table (4.3) Transmission lines values of the package parasitic and bond wire 
 
 MDS optimizer is used to predict the transmission line model of the package leads 
with the data acquired form the measurement. Thus the permittivity, rε  is 9.6 . The 















Pin Capacitance ( pF) Length of Line ( mil) 
1 0.16 20.5 
2 0.17 20.7 
3 0.13 25.4 
4 0.14 22.3 
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     L2     L3     L1 
  
   
 
Figure (4.6) General configuration of package lead 
The concept of partial inductance is used to describe the lumped inductances 
originating from parasitic effects of the package.  
Each segment is considered to be a straight conductive element with a triangle 
wave current directed parallel to the length and has negligible cross-section.  For a 
given current distribution for each segment, which has unique current direction, the 
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The current and the magnetic vector potential on each segment are respectively 
given as: 
 
For segment 1 




























IxII ox    (4.2) 
 
 





























IzII oz   (4.3) 
 
For segment 3 




























IxII ox   (4.4) 
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The magnetic field intensity H , is defined as  
)(1 AH
o


































AxA xyzxyz ˆˆˆ       (4.9) 
 
In free space, the magnetic flux density is B , is defined as 
HB o ×= µ                 (4.10) 
where B  is in webers per square meter and oµ  is the free space permeability. 
The flux Φ   passing through the area S, is defined as 
SdB
s
⋅=Φ ∫                  (4.11) 
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µ ,  (4.13)  
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µ ,   (4.14) 
 
From Biot-Savart Law, 
111 Il=Φ ,                (4.15) 
Thus, we get, 




Φ ,                (4.16) 
 
 
Chapter 4: Modeling 
 84
 
 where l1   is the inductance of the first section of lead where the length of L3 and L2 
are very much smaller than L1 from the measured data and the whole lead could be 
counted as L1. 
 
Since,  LC= µε ,        (4.17) 
C=   
L






Iµε ,       (4.18) 






























µε    (4.20) 
 
 














          (4.21) 
To get parasitics by per unit length and forcing  Io =I1,   
Self Inductance of each segments can be obtained :  
Lself= π
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T ,r= 22 tw + , 12 += wwα , 12 += tiα , 122 ++= twwα , 
S(X)=sinh-1(X)=ln(x+ 21 x+ ), T(X)=tan-1(X). 
w= width of the conductor, t= thickness of the conductor, l= length of individual 
segments of the Lead. 
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The required L and C of the package leads are thus, derived and the optimized values 
can be referenced from Table (4.3) and (4.4).  
Using the equation (4.21), the value of Self Inductance of all 3 segments of  the Lead is 
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 (a)t=0.2 mm where t is conductor thickness 
 
      (b)t=0.09 mm where t is conductor 
thickness 
Figure 4.7 The self-inductance extracted with the varying length of the conductor  
 
The equation is used in Matlab as an optimizer to estimate the possible values of L and 
C of any package if the dimensions of the unit under test is used. 
 
 




Figure 4.8 The mutual-inductance extracted with the varying width of the conductor  
 




measured data 0.6 0.9 0.4 
numerical data 0.7664 0.567 0.28 
 
Table 4.4. The comparison of capacitance and inductance of the package lead which 
obtained from the measured method and numerical calculation method. 
 
From the Table, it can be seen that the value of inductance and capacitance of the Lead 
obtained from measured results are greater than value obtained from numerical 
method. Although, the capacitance is not very much different in both method, we can 
see that the inductance has quite different values, since we have assumed the Lead as a 
single transmission line. 




Chapter  5 
Conclusion 
 
 For Microwave and RF packaging, a good package design ensures low-cost 
solutions. Thus, development of characterization techniques for surface mounted 
package plays an important role in the electronic communications industry.  
Characterizing multi-conductor leads, most especially, the coupling effect 
between near neighboring pins of the microwave and RF packages was performed. For 
the first step, the interconnects enabling the proper transitions between the package 
lead and wafer-probes are designed using the HP-MDS and IE3D, Zealand Software 
for 2D planar structure and fabricated using photolithography technique.  
With the structures designed, the sets of the electrical parameters of the TSSOP 
package are extracted using TRL calibration method. With the collected data, the lump 
element model and transmission line model have been extracted. Unique Calibration 
method has been proposed in this thesis and based on this method, low-cost 
characterization of plastic packages could be modified. 
Table 4.8 compares the values of capacitances and inductances of the package 
by measurement and numerical model. The mutual inductance and coupling 
capacitance are extracted based on theoretical model and physical dimension of the 
leads. The results vary since in numerical modeling, the dispersion effect is neglected. 
The package is calibrated of the bandwidth of 6 GHz (1 GHZ~ 6 GHz).  
 




Many factors and considerations have been taken into accounts. Such factors 
includes the choice of the correct substrate for the correct device, and correct 
calibration techniques for certain type of measurements. Another factor playing 
significant part determining the parasitic values is the loading and proper grounding of 
the package. When considered as a multiport microwave network using CPA with 
lower dielectric loss, the electrical model should have different quantities and could 
obtained more accurate model.   
In this thesis, TRL calibration in conjunction with the TSSOP has been chosen 
to study the technique of characterization of the packages. With this technique, the 
parasitic behavior of the packages can be predicted so as to enhance the design the 













Applying Photoresist  
 
1. Make sure that only red light is on. 
2. Place the substrate onto the spinner’s chunk, circuit side up. 
3. Using a clean treat pipette, apply about 5 droplets of photoresist  onto the 
substrate. 
4. Spin the substrate for 30 seconds at 5000 rpm to deposit an even layer of 
photoresist. 
5. Bake the substrate for 8 minutes at  70ׁ C, in order to cure the photoresist. 




1. Warm up the UV light for 10 mins. 
2. Place the mask on the top of the substrate clamp stand. Clamp the substrate 
with a clear glass plate. 










1. Place the substrate in the recommended diluted photoresist developer for 15   
sec. Observe the substrate , a circuit pattern cloud of photoresist should rise 
from the substrate. 
2. Immediately, place the substrate in a beaker of distilled water and agitate for a 
few  seconds. 
3.  Gently, blow any water from the substrate with a gas get (normally we don’t use 
gas jet, just let it dry a while ) and observe the line definition and dimensions of 
the photoresistive lines under a non-illuminated microscope. 
4. Post-bake the substrate for 20 mins at 120ׁ C .    






















1. The white light was switched on. 
2. Cover the ground plane with adhesive plastic tape. 
3. The  gold etch solution was placed on the hot plate and adjust the temp to 40 ׁ C.      
 
For 1   mins and 30 sec was used for etching and substrate was placed in a 
distilled water bath. If etching is incomplete , etch for another 30 sec. 
 
1. The test picece was washed under gently running distilled water( tap water 
could be used) for 5 mins. 
2. The circuit was observed under microscope if there were any remains of gold at 
the edges, and  a scalpel was to clean and if  necessary,  etching was continued.( 
normally,   the desired part was covered with stickytape, and etch again).  
 
Nichrome / Chrome Etching 
1. The substrate was in the Nichrome/Chrome etch at the room temp ( 25 ׁ C ) for  
45 sec. 
2. Observe the circuit pattern coming out. 










1. Acetone was to remove the photo resist on the surface of substrate . 
2. The plastic tape was removed on the ground plane. 
 
For  alumina substrate with gold conductor, the process of both gold etching as well as 
nichrome etching procedures were used.. 
For Taconic substrate or Duriod substrate with copper conductor, only the copper 




The  400mil of distilled water with 4 spoon( table spoon)of Sodium Peroxidisulfate( 
Na2O8S2) with M-238.09 g/mole was mixed. 
The beaker was put on the hotplate of 40 ׁ  C and etch until the pattern u want is 
developed. 












The necessary solutions for nichrome etching are as follows: 
-1000ml of Distilled water 
-35 ml of Glacial Acetric Acid 
     -150 g of Cereic Ammonium Nitrate 
      Cc(NH4)2(NO3 )6 
Temp: 25 degree +/- 5 degree C 
Gold Etching 
  
    -400 g of Potassium Iodide KI 
    -100 g of Iodine I2 
    - 400 ml of Distilled water 
    - Dissolved KI and I2 to make 400 ml of solution  
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